Enterprise Storage Forum   Earthweb  
Events Research Images Premium Services Media Kit Network Map E-mail Offers Whitepapers Vendor Showcases
   subjects:
Search EarthWeb Network


IT Newsletters
CIO Digest
CodeGuru Update
C#/.net Tech Notes
Visual Basic Tech Notes
CrossNodes Networking
Windows Networking
Practically Networked
EnterpriseStorageForum (text)
EnterpriseStorageForum (HTML)
Optically Networked (text)
Optically Networked (HTML)
Datamation IT Management Update
Developer.com Update
XML Tech Notes
Gamelan Java Update
Goodies to Go
Web Design Goodies
Javascripts Update
JARS Java Update
OpenSource Update
OpenSource Project
SysOpt Tech Notes
Search for TERMS:
Enter a keyword...
 
...or choose a category
 

 pipelining
LastModified: Thursday, May 13, 2004 

(n.) (1) A technique used in advanced microprocessors where the microprocessor begins executing a second instruction before the first has been completed. That is, several instructions are in the pipeline simultaneously, each at a different processing stage.

The pipeline is divided into segments and each segment can execute its operation concurrently with the other segments. When a segment completes an operation, it passes the result to the next segment in the pipeline and fetches the next operation from the preceding segment. The final results of each instruction emerge at the end of the pipeline in rapid succession.

Although formerly a feature only of high-performance and RISC -based microprocessors, pipelining is now common in microprocessors used in personal computers. Intel's Pentium chip, for example, uses pipelining to execute as many as six instructions simultaneously.

Pipelining is also called pipeline processing.

(2) A similar technique used in DRAM, in which the memory loads the requested memory contents into a small cache composed of SRAM and then immediately begins fetching the next memory contents. This creates a two-stage pipeline, where data is read from or written to SRAM in one stage, and data is read from or written to memory in the other stage.

DRAM pipelining is usually combined with another performance technique called burst mode. The two techniques together are called a pipeline burst cache.

  Related Links

Instruction Execution Process
Describes how a processor executes instructions. Includes information about pipelining, compiler optimization, native execution and x86 translation execution steps. This page is from "The PC Guide".

An overview of pipelining - paper
Provides an overview to the concept of pipelining in computer processors. Organized in a table of contents, there are sections of what pipelining is, its disadvantages, history of development, current technology, and future development.

related categories:

Microprocessors

related terms:

Intel microprocessors

microprocessor

pipeline burst cache

RISC

superscalar

trace cache

Shopping
pipelining Products
Compare Products,Prices and Stores

Shop by Category:
Tools and Accessories
18 Store Offers

Clothing
934 Store Offers

Sport and Outdoor
177 Store Offers

Hard Drives
17 Store Offers

Magazine and Newspaper Subscriptions
9 Model Matches







IT ManagementNetworking & CommunicationsWeb DevelopmentHardware & SystemsSoftware Development
Earthweb Homeglobe
IT Jobs Events Training & Certification

internet.commediabistro.comJusttechjobs.comGraphics.com

Search:

WebMediaBrands Corporate Info

Legal Notices, Licensing, Permissions, Privacy Policy.
Advertise | Newsletters | Shopping | E-mail Offers | Freelance Jobs