Enterprise Storage Forum   Earthweb  
Events Research Images Premium Services Media Kit Network Map E-mail Offers Whitepapers Vendor Showcases
   subjects:
Search EarthWeb Network


IT Newsletters
CIO Digest
CodeGuru Update
C#/.net Tech Notes
Visual Basic Tech Notes
CrossNodes Networking
Windows Networking
Practically Networked
EnterpriseStorageForum (text)
EnterpriseStorageForum (HTML)
Optically Networked (text)
Optically Networked (HTML)
Datamation IT Management Update
Developer.com Update
XML Tech Notes
Gamelan Java Update
Goodies to Go
Web Design Goodies
Javascripts Update
JARS Java Update
OpenSource Update
OpenSource Project
SysOpt Tech Notes
Search for TERMS:
Enter a keyword...
 
...or choose a category
 

 backside bus
LastModified: Tuesday, May 13, 2003 

A microprocessor bus that connects the CPU to a Level 2 cache. Typically, a backside bus runs at a faster clock speed than the frontside bus that connects the CPU to main memory. For example, the Pentium Pro microprocessor actually consists of two chips -- one contains the CPU and the primary cache, and the second contains the secondary cache. A backside bus connects the two chips at the same clock rate as the CPU itself (at least 200 MHz). In contrast, the frontside bus runs at only a fraction of the CPU clock speed.

 
related categories:

Buses

Caches

Microprocessors

related terms:

bus

system bus

Shopping
backside bus Products
Compare Products,Prices and Stores

Shop by Category:
Luggage
1 Store Offers

Toys
0 Store Offers







IT ManagementNetworking & CommunicationsWeb DevelopmentHardware & SystemsSoftware Development
Earthweb Homeglobe
IT Jobs Events Training & Certification

internet.commediabistro.comJusttechjobs.comGraphics.com

Search:

WebMediaBrands Corporate Info

Legal Notices, Licensing, Permissions, Privacy Policy.
Advertise | Newsletters | Shopping | E-mail Offers | Freelance Jobs